

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/561,941	02/15/2006	Takeshi Inuo	029471-0194	3034
22428 FOLEY AND	7590 02/06/2008 LARDNER LLP		EXAMINER	
SUITE 500 3000 K STREET NW			VICARY, KEITH E	
WASHINGTO			ART UNIT PAPER NUMBER	
			2183	
•			MAIL DATE	DELIVERY MODE
			02/06/2008	PAPER

·Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		•	1/4
	Application No.	Applicant(s)	
	10/561,941	INUO, TAKESHI	
Office Action Summary	Examiner	Art Unit	
	Keith Vicary	2183	
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet	with the correspondence addres	s
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING D Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period or - Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMU 36(a). In no event, however, may will apply and will expire SIX (6) No. c, cause the application to become	NICATION. y a reply be timely filed MONTHS from the mailing date of this commune ABANDONED (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed on 11/1	<u>4/2007</u> .		
2a) This action is FINAL . 2b) ☑ This	s action is non-final.		
3) Since this application is in condition for allowa closed in accordance with the practice under b			rits is
Disposition of Claims			
4) Claim(s) <u>1,3-18 and 20-22</u> is/are pending in th 4a) Of the above claim(s) is/are withdra	and the second s		
5) Claim(s) is/are allowed.		•	
6)⊠ Claim(s) <u>1, 3-18 and 20-22</u> is/are rejected. 7)□ Claim(s) is/are objected to.			
7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/o	or election requirement.		
,	,		
Application Papers			
9) The specification is objected to by the Examine		to but the Francisco	
10) The drawing(s) filed on is/are: a) acc			
Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct			121(d)
11) The oath or declaration is objected to by the E			
Priority under 35 U.S.C. § 119			
12) ☐ Acknowledgment is made of a claim for foreign a) ☐ All b) ☐ Some * c) ☐ None of:	n priority under 35 U.S.	C. § 119(a)-(d) or (f).	•
1. Certified copies of the priority documen	ts have been received.		,
2. Certified copies of the priority documen			
Copies of the certified copies of the price	ority documents have be	een received in this National Stag	де
application from the International Burea	•		
* See the attached detailed Office action for a list	t of the certified copies	not received.	,
		· .	
			·
Attachment(s)	 □	C	•
Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948)		ew Summary (PTO-413) No(s)/Mail Date	
3) Information Disclosure Statement(s) (PTO/SB/08)	5) 🔲 Notice	of Informal Patent Application	
Paper No(s)/Mail Date	6) U Other:		

10/561,941 Art Unit: 2183

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

- 1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 11/14/2007 has been entered.
- 2. Claims 1, 3-18 and 20-22 are pending in this office action and presented for examination. Claims 1, 12, 14, 16, 18, and 20-21 are amended and claim 2 is cancelled by amendment filed 11/14/2007.

Claim Objections

- 3. Claims 1, 5, and 18 are objected to because of the following informalities.

 Appropriate correction is required, and any further grammatical issues not specifically cited below should also be corrected if encountered.
 - a. Claim 1, line 7, recites the limitation "memory bank" which presumably should be "memory banks".
 - b. Claim 5, line 3, recites the limitation "in case where there is" which should presumably be "in cases where there are".

10/561,941 Art Unit: 2183

c. Claim 18, line 8, recites the limitation "a command sequences is generated" which should be corrected.

Claim Rejections - 35 USC § 112

- 4. The following is a quotation of the second paragraph of 35 U.S.C. 112:

 The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 5. Claims 1, 3-18, and 20-22 rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
- 6. Claim 1 recites the limitation "each process" in line 12. It is indefinite as to what this "process" is. Also see claims 12 and 14 and 16 and 20-21.
 - d. Claims 2-11, 13, 15, 17, and 22 are rejected for failing to alleviate the rejections of claims 1, 12, 14, 16, and 21 above.
- 7. Claims 4 and 5 are recites as being dependent on claim 2; however, claim 2 has been cancelled. For the purposes of this office action, claims 4 and 5 are taken to be dependent on claim 1.
- 8. Claim 5 recites the limitation "said effective bank" in line 3. There is insufficient antecedent basis for this limitation in the claim.
- 9. Claim 5 recites the limitation "said banks" in line 4. There is insufficient antecedent basis for this limitation in the claim.

10/561,941 Art Unit: 2183

- 10. Claim 5 recites the limitation "said effective program data memory" in line 4.

 There is insufficient antecedent basis for this limitation in the claim.
- 11. Claim 5 recites the limitation "said specified processing element" in line 5. There is insufficient antecedent basis for this limitation in the claim.
- 12. Claim 5 recites the limitation "said specified processing device" in line 6. There is insufficient antecedent basis for this limitation in the claim. Also see claims 17 and 22.
- 13. Claim 5 recites the limitation "said program data memory" in line 10. There is insufficient antecedent basis for this limitation in the claim.
- 14. Claim 5 recites the limitation "the load_prg instruction" in lines 11 and 12. There is insufficient antecedent basis for this limitation in the claim. Also see claims 17 and 22.
- 15. Claim 17 recites the limitation "the completion" in line 9. There is insufficient antecedent basis for this limitation in the claim. Also see claims 17 and 22.
- 16. Claim 18 recites the limitation "the whole application" in line 3. There is insufficient antecedent basis for this limitation in the claim.
- 17. Claim 18 recites the limitation "the operational content" in line 11. There is insufficient antecedent basis for this limitation in the claim.
- 18. Claim 18 recites the limitation "the control flow analysis procedure" in the last line. There is insufficient antecedent basis for this limitation in the claim.
- 19. Claim 18 recites the limitation "the electronic computer" in line 13. There is insufficient antecedent basis for this limitation in the claim. Also see claim 21.

10/561,941 Art Unit: 2183

e. Claim 22 is rejected for failing to alleviate the rejection of claim 21 above.

Claim Rejections - 35 USC § 102

20. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 21. Claim 18 is rejected under 35 U.S.C. 102(b) as being anticipated by Smith et al. (Smith) (US PAT 6658564).
- 22. **Consider claim 18**, Smith discloses analyzing a control flow in which the control flow of an application program is analyzed (col. 2, lines 18-20, col. 10, lines 51-53; software development tools; col. 11, lines 1-3; system design language profiler; note that col. 11, lines 1-3 discloses of analyzing critical paths; control flows are necessary in order to determine critical paths), given the control flow of the whole application (col. 11, lines 1-3, analyze critical paths as above in order to assign partitions), completion data (col. 10, line 52, a set of constraints, further described in col. 11, lines 4-18; constraints may be thought of as completion data as constraints are data that dictate how the partitioning is ultimately completed), structural information of an electronic computer (col. 11, lines 11-14, resource library contains details about each available hardware resource) and a plurality of command sets of the electronic computer as inputs (col. 10, lines 49-53 describe Figure 6 as the process of compiling a high-level design

10/561,941 Art Unit: 2183

specification or algorithm and executing it on a reconfigurable hardware architecture. In other words, the high-level design specification or algorithm is converted into either typical general-purpose machine instructions or instructions which perform the run-time swapping of programmable logic device configuration data as in col. 7, lines 1-4. For this conversion to occur, it is inherent that those general-purpose machine instructions or instructions which perform the run-time swapping of programmable logic device configuration data must be known of by the compilers and linker of Figure 7. Therefore, they are essentially input into the compiler and linker), the application program is divided into processing units (col. 2, lines 1-8, when an application is compiled, the functions of the application that are implemented in hardware are partitioned into blocks containing configuration data), and a command sequence intermediate code combining commands controlled by reconfigurable hardware that executes the divided processing units within an electronic computer is generated (col. 11, lines 57-63, compiling software functions into threads using a HLL compiler and hardware functions into configuration patterns using a HDL compiler); implementing a command sequence procedure in which a command sequences is generated by translating the command sequence intermediate code into a form that can be executed by the electronic computer (col. 12, line 1, final executable code image); generating program data in which the operational content of a processing unit is translated into a form that can be executed by the electronic computer (col. 12, lines 1-6, linker and col. 11, lines 57-63, compiling hardware functions into configuration patterns using a HDL compiler) wherein the application program is divided so that each processing unit can be stored in a program

10/561,941 Art Unit: 2183

data memory that holds a program creating a logic circuit for each processing unit in said reconfigurable hardware (col. 2, lines 1-8, configuration data) when the control flow of the application program is analyzed and divided into processing units in said control flow analysis procedure (col. 2, lines 18-20, software development tools; col. 8, lines 50-53 and 58-61, allocates programmable logic resources to functions; col. 11, lines 1-3; system design language profiler; also see above).

Claim Rejections - 35 USC § 103

- 23. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 24. Claim 1, 3-5, 15-17 and 21-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fallside et al. (Fallside) (US PAT 6326806) in view of Smith in view of Hanrahan et al. (Hanrahan) (US 6288566).
- 25. Consider claim 1, Fallside discloses a processing device (Figure 1 as a whole, specifically including the FPGA 104 and the configuration control circuit 106) including reconfigurable hardware that can create a logic circuit for each said processing unit (Figure 1, FPGA 104; col. 2, lines 16-18, load a second configuration bitstream from the storage element into the FPGA), wherein said processing device comprises a processing element with reconfigurable hardware (Figure 1, FPGA 104), and a control device (Figure 1, configuration control circuit 106) executing a command specified by

10/561,941 Art Unit: 2183

the processing device (col. 4, lines 27-29, initiate reconfiguration), wherein said command is instructed to be executed when the processing device detects a predetermined condition (col. 4, lines 27-29; initiate reconfiguration in response to predetermined conditions) and includes a command for execution of switching programs logically creating the reconfigurable hardware (col. 7, lines 9-10, the CFG_TRIGGER signal indicates to the PLD that reconfiguration can commence).

However, although Fallside discloses of multiple logic circuits (Fallside, Figure 5), Fallside does not explicitly disclose of a device for dividing an application program into a plurality of processing units, and a program, wherein said program is generated, given a control flow of the application program, completion data, structural information of the electronic computer and a plurality of command sets of the electronic computer as inputs, by executing a control flow analysis procedure for generating a command sequence executed after each process, executing a procedure for translating said command sequence into a data string, and executing a program data generation procedure for generating program data. This is because Fallside's invention is directed toward *how* the FPGAs are configured but not *what* they are configured with. Fallside also does not disclose of a plurality of configuration memory banks each holding a program that creates a logic circuit directly in said reconfigurable hardware, and an active bank selection unit that connects one of said configuration memory bank to said reconfigurable hardware.

On the other hand, Smith does disclose of a device for dividing an application program into a plurality of processing units, (col. 2, lines 1-8, when an application is

10/561,941 Art Unit: 2183

compiled, the functions of the application that are implemented in hardware are partitioned into blocks containing configuration data), and a program (col. 12, line 1, final executable code image), wherein said program is generated, given a control flow of the application program (col. 2, lines 18-20, col. 10, lines 51-53; software development tools; col. 11, lines 1-3; system design language profiler; note that col. 11, lines 1-3 discloses of analyzing critical paths; control flows are necessary in order to determine critical paths), completion data (col. 10, line 52, a set of constraints, further described in col. 11, lines 4-18; constraints may be thought of as completion data as constraints are data that dictate how the partitioning is ultimately completed), structural information of the electronic computer (col. 11, lines 11-14, resource library contains details about each available hardware resource) and a plurality of command sets of the electronic computer as inputs (col. 10, lines 49-53 describe Figure 6 as the process of compiling a high-level design specification or algorithm and executing it on a reconfigurable hardware architecture. In other words, the high-level design specification or algorithm is converted into either typical general-purpose machine instructions or instructions which perform the run-time swapping of programmable logic device configuration data as in col. 7, lines 1-4. For this conversion to occur, it is inherent that those general-purpose machine instructions or instructions which perform the run-time swapping of programmable logic device configuration data must be known of by the compilers and linker of Figure 7. Therefore, they are essentially input into the compiler and linker), by executing a control flow analysis procedure for generating a command sequence executed after each process (col. 11, lines 57-63, compiling software functions into

10/561,941 Art Unit: 2183

threads using a HLL compiler and hardware functions into configuration patterns using a HDL compiler), executing a command sequence implementation procedure for translating said command sequence into a data string (col. 12, lines 1-6, linker and col. 11, lines 57-63, compiling hardware functions into configuration patterns using a HDL compiler), and executing a program data generation procedure for generating program data (col. 12, lines 1-6, linker and col. 11, lines 57-63, compiling hardware functions into configuration patterns using a HDL compiler).

The teaching of Smith allows for optimized execution times and parallelism for a computer handling a given application, as well as increased flexibility (Smith, col. 1, lines 44-48 and lines 56-60).

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the teaching of Smith with the invention of Fallside in order to enable optimized execution times and parallelism for a computer handling a given application, as well as increased flexibility. It would have been readily recognized to one of ordinary skill in the art at the time of the invention that the teaching of Smith would be able to be applied to the environment of Fallside as Smith describes partitioning a program into configuration data, and Fallside discloses of an overall hardware environment in which a control device reconfigures a configurable logic device.

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to combine the teaching of Smith with the invention of Fallside in

10/561,941 Art Unit: 2183

order to enable optimized execution times and parallelism for a computer handling a given application as well as increased flexibility.

However, neither Fallside nor Smith disclose of a plurality of configuration memory banks each holding a program that creates a logic circuit directly in said reconfigurable hardware, and an active bank selection unit that connects one of said configuration memory bank to said reconfigurable hardware.

On the other hand, Hanrahan discloses of a plurality of configuration memory banks each holding a program that creates a logic circuit directly in said reconfigurable hardware (Figure 2A, entries akin to 32A, or alternatively, Figure 2B, each memory), and an active bank selection unit that connects one of said configuration memory bank to said reconfigurable hardware (Figure 2A, Mux 34, or alternatively, the tri-state buffers of Figure 2B).

Hanrahan's teaching improves the efficiency of reconfigurable computer systems (col. 1, lines 43-44, explained in col. 1, lines 26-31).

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the teaching of Hanrahan with the invention of Fallside and Smith in order to improve the efficiency of reconfigurable computer systems. It would have been readily recognized to one of ordinary skill in the art at the time of the invention that the teaching of Hanrahan would be able to be implemented into the invention of Fallside and Smith, as Smith discloses in col.9, lines 5-11 of the concept of function prefetching in order to minimize the time cost associated with programmable logic resource

10/561,941 Art Unit: 2183

configuration overhead, and Smith discloses of banks of memory in col. 4, lines 47-49 and chip selects in col. 6, line 17.

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to combine the teaching of Hanrahan with the invention of Fallside and Smith in order to improve the efficiency of reconfigurable computer systems.

26. Consider claims 16 and 21, Fallside discloses issuing an instruction to execute a command (col. 4, lines 27-29, initiate reconfiguration) when a processing device detects a predetermined condition (col. 4, lines 27-29; initiate reconfiguration in response to predetermined conditions), said processing device including reconfigurable hardware (Figure 1, FPGA 104; col. 2, lines 16-18, load a second configuration bitstream from the storage element into the FPGA), a plurality of program data memories that hold programs for each said processing unit (Figure 3, PROM 204, RAM 208), creating logic circuits of the reconfigurable hardware (col. 7, lines 9-10, the CFG TRIGGER signal indicates to the PLD that reconfiguration can commence), executing, by a control device the command execution instruction from the processing device (col. 7, lines 9-10, the CFG_TRIGGER signal indicates to the PLD that reconfiguration can commence), switching the content of a logic circuit executed by the reconfigurable hardware (Figure 1, FPGA 104; col. 2, lines 16-18, load a second configuration bitstream from the storage element into the FPGA), and an activate command controlling the effective block selection unit so as to make a specified

10/561,941 Art Unit: 2183

program data memory effective and connecting it to the reconfigurable hardware (col. 6, lines 46-47, fpga_cs).

However, although Fallside discloses of multiple logic circuits (Fallside, Figure 5), Fallside does not explicitly disclose of dividing an application program into a plurality of processing units, and a program, wherein said program is generated, given a control flow of the application program, completion data, structural information of the electronic computer and a plurality of command sets of the electronic computer as inputs, by executing a control flow analysis procedure for generating a command sequence executed after each process, executing a command sequence implementation procedure for translating said command sequence into a data string, and executing a program data generation procedure for generating program data. This is because Fallside's invention is directed toward *how* the FPGAs are configured but not *what* they are configured with. Furthermore, Fallside does not explicitly disclose of an effective block selection unit that selects one program data memory from the plurality of program data memories and that makes it effective.

On the other hand, Smith does disclose of a device for dividing an application program into a plurality of processing units, (col. 2, lines 1-8, when an application is compiled, the functions of the application that are implemented in hardware are partitioned into blocks containing configuration data), and a program (col. 12, line 1, final executable code image), wherein said program is generated, given a control flow of the application program (col. 2, lines 18-20, col. 10, lines 51-53; software development tools; col. 11, lines 1-3; system design language profiler; note that col. 11, lines 1-3

10/561,941 Art Unit: 2183

discloses of analyzing critical paths; control flows are necessary in order to determine critical paths), completion data (col. 10, line 52, a set of constraints, further described in col. 11, lines 4-18; constraints may be thought of as completion data as constraints are data that dictate how the partitioning is ultimately completed), structural information of the electronic computer (col. 11, lines 11-14, resource library contains details about each available hardware resource) and a plurality of command sets of the electronic computer as inputs (col. 10, lines 49-53 describe Figure 6 as the process of compiling a high-level design specification or algorithm and executing it on a reconfigurable hardware architecture. In other words, the high-level design specification or algorithm is converted into either typical general-purpose machine instructions or instructions which perform the run-time swapping of programmable logic device configuration data as in col. 7, lines 1-4. For this conversion to occur, it is inherent that those general-purpose machine instructions or instructions which perform the run-time swapping of programmable logic device configuration data must be known of by the compilers and linker of Figure 7. Therefore, they are essentially input into the compiler and linker), by executing a control flow analysis procedure for generating a command sequence executed after each process (col. 11, lines 57-63, compiling software functions into threads using a HLL compiler and hardware functions into configuration patterns using a HDL compiler), executing a command sequence implementation procedure for translating said command sequence into a data string (col. 12, lines 1-6, linker and col. 11, lines 57-63, compiling hardware functions into configuration patterns using a HDL compiler), and executing a program data generation procedure for generating program

10/561,941 Art Unit: 2183

data (col. 12, lines 1-6, linker and col. 11, lines 57-63, compiling hardware functions into configuration patterns using a HDL compiler).

The teaching of Smith allows for optimized execution times and parallelism for a computer handling a given application, as well as increased flexibility (Smith, col. 1, lines 44-48 and lines 56-60).

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the teaching of Smith with the invention of Fallside in order to enable optimized execution times and parallelism for a computer handling a given application, as well as increased flexibility. It would have been readily recognized to one of ordinary skill in the art at the time of the invention that the teaching of Smith would be able to be applied to the environment of Fallside as Smith describes partitioning a program into configuration data, and Fallside discloses of an overall hardware environment in which a control device reconfigures a configurable logic device.

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to combine the teaching of Smith with the invention of Fallside in order to enable optimized execution times and parallelism for a computer handling a given application as well as increased flexibility.

However, neither Fallside nor Smith disclose of an effective block selection unit that selects one program data memory from the plurality of program data memories and that makes it effective.

10/561,941 Art Unit: 2183

On the other hand, Hanrahan discloses of an effective block selection unit that selects one program data memory from the plurality of program data memories and that makes it effective (Figure 2A, Mux 34, or alternatively, the tri-state buffers of Figure 2B, or alternatively the mux of Figure 8B), and an activate command controlling the effective block selection unit so as to make a specified program data memory effective and connecting it to the reconfigurable hardware (col. 4, lines 47-49, the control bit field determines what input is selected by multiplexer 30, or alternatively a part of an address as per Figures 2A and 2B).

Hanrahan's teaching improves the efficiency of reconfigurable computer systems (col. 1, lines 43-44, explained in col. 1, lines 26-31).

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the teaching of Hanrahan with the invention of Fallside and Smith in order to improve the efficiency of reconfigurable computer systems. It would have been readily recognized to one of ordinary skill in the art at the time of the invention that the teaching of Hanrahan would be able to be implemented into the invention of Fallside and Smith, as Smith discloses in col.9, lines 5-11 of the concept of function prefetching in order to minimize the time cost associated with programmable logic resource configuration overhead, and Smith discloses of banks of memory in col. 4, lines 47-49 and chip selects in col. 6, line 17.

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to combine the teaching of Hanrahan with the invention of Fallside and Smith in order to improve the efficiency of reconfigurable computer systems.

10/561,941 Art Unit: 2183

- 27. **Consider claim 3**, Fallside as modified by Hanrahan discloses said processing device comprises a bank including a processing element that includes reconfigurable hardware, a plurality of program data memories each holding a program that creates a logic circuit in said reconfigurable hardware, and an effective block selection unit selecting one memory from the plurality of program data memories and making it effective (Figure 2A, entries akin to 32A, or alternatively, Figure 2B, each memory; Figure 2A, Mux 34, or alternatively, the tri-state buffers of Figure 2B, or alternatively the mux of Figure 8B, see the rejection of the independent claim).
- 28. **Consider claim 4**, Fallside discloses that at least one processing element of said processing device is comprised of reconfigurable hardware and the other processing elements are each comprised of reconfigurable hardware or a general-purpose CPU (Figure 5, plurality of FPGAs; also col. 8, lines 61-64).
- 29. **Consider claim 5**, Fallside discloses that said control device interprets and executes (col. 6, lines 18-19, signals configuring FGPA); an activate command specifying said effective bank in case where there is a plurality of said banks, and specifying said effective program data memory and activating operation of said specified processing element when there is a plurality of said program data memories (col. 6, lines 46-47, fpga_cs); a halt command halting operation of said specified processing device (col. 6, lines 39-41; the command holds off the configuration

10/561,941 Art Unit: 2183

operation); an interrupt command issuing an interrupt vector from said control device to said specified processing device (col. 6, lines 36-38; the signal triggers the start-up sequence which is analogous to the interrupt vector in the instant application); a load_prg command transferring program data from a specified memory device to said program data memory (col. 6, lines 42-43, fpga_write); a cancel_prg command canceling the load_prg instruction (col. 6, lines 33-35, fpga_prog), and a wait_prg

30. **Consider claim 15**, Fallside and Smith do not disclose, after said switching, while a program in a predetermined program data memory is being executed, a next program is read into another program data memory.

command waiting until completion of the load prg instruction (col. 6, lines 44-45; the

busy signal being asserted is analogous to the wait command).

On the other hand, Hanrahan does disclose, after said switching, while a program in a predetermined program data memory is being executed, a next program is read into another program data memory (see, for example, col. 1, lines 61-64, the arrangement into the background plane and the foreground plane allows a background plane to be loaded onto the chip without affecting the operation of the configuration state memory).

Hanrahan's teaching improves the efficiency of reconfigurable computer systems (col. 1, lines 43-44, explained in col. 1, lines 26-31).

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the teaching of Hanrahan with the invention of Fallside and Smith

10/561,941 Art Unit: 2183

been readily recognized to one of ordinary skill in the art at the time of the invention that the teaching of Hanrahan would be able to be implemented into the invention of Fallside and Smith, as Smith discloses in col.9, lines 5-11 of the concept of function prefetching in order to minimize the time cost associated with programmable logic resource configuration overhead, and Smith discloses of banks of memory in col. 4, lines 47-49 and chip selects in col. 6, line 17.

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to combine the teaching of Hanrahan with the invention of Fallside and Smith in order to improve the efficiency of reconfigurable computer systems.

31. Consider claim 17, Fallside discloses said control device executes (col. 6, lines 18-19); a halt command halting the operation of said specified processing device (col. 6, lines 39-41; the command holds off the configuration operation); an interrupt command issuing an interrupt vector from said control device to said specified processing device (col. 6, lines 36-38; the signal triggers the start-up sequence which is analgous to the interrupt vector in the instant application; alternatively, lines 39-41 for an interrupt in general); a load_prg command transferring program data from a specified memory device to said program data memory (col. 6, lines 42-43); a cancel_prg command canceling the load_prg instruction (col. 6, lines 33-35), and a wait_prg command waiting until the completion of the load_prg instruction (col. 6, lines 44-45; the busy signal being asserted is analogous to the wait command).

10/561,941 Art Unit: 2183

- 32. Consider claim 22, Fallside discloses a procedure in which a halt command halting the operation of said specified processing device (col. 6, lines 39-41; the command holds off the configuration operation); an interrupt command issuing an interrupt vector from said control device to said specified processing device (col. 6, lines 36-38; the signal triggers the start-up sequence which is analgous to the interrupt vector in the instant application; alternatively, lines 39-41 for an interrupt in general); a load_prg command transferring program data from a specified memory device to said program data memory (col. 6, lines 42-43); a cancel_prg command canceling the load_prg instruction (col. 6, lines 33-35), and a wait_prg command waiting until the completion of the load_prg instruction (col. 6, lines 44-45; the busy signal being asserted is analogous to the wait command).
- 33. Claims 12, 14, and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fallside et al. (Fallside) (US PAT 6326806) in view of Smith.
- 34. Consider claim 12, Fallside discloses a processing device (Figure 1 as a whole, specifically including the FPGA 104 and the configuration control circuit 106) including reconfigurable hardware that can create a logic circuit for each said processing unit (Figure 1, FPGA 104), and a control device (Figure 1, configuration control circuit 106) executing a command specified by the processing device (col. 4, lines 27-29, initiate reconfiguration); wherein said command is instructed to be executed when the processing device detects a predetermined condition (col. 4, lines 27-29; initiate

10/561,941 Art Unit: 2183

reconfiguration in response to predetermined conditions) and includes a command for execution of switching programs logically creating the reconfigurable hardware (col. 7, lines 9-10, the CFG_TRIGGER signal indicates to the PLD that reconfiguration can commence); and said processing device comprises a second processing device including reconfigurable hardware that can create a logic circuit with a program (Figure 5, FPGA 1-2) and a second control device executing a command specified by the second processing device (Figure 1, configuration control circuit 106, or FPGA 1-2 itself).

However, although Fallside discloses of multiple logic circuits (Fallside, Figure 5), Fallside does not explicitly disclose of a device for dividing an application program into a plurality of processing units, and a program, wherein said program is generated, given a control flow of the application program, completion data, structural information of the electronic computer and a plurality of command sets of the electronic computer as inputs, by executing a control flow analysis procedure for generating a command sequence executed after each process, executing a command sequence implementation procedure for translating said command sequence into a data string, and executing a program data generation procedure for generating program data. This is because Fallside's invention is directed toward *how* the FPGAs are configured but not *what* they are configured with.

On the other hand, Smith does disclose of a device for dividing an application program into a plurality of processing units, (col. 2, lines 1-8, when an application is compiled, the functions of the application that are implemented in hardware are

10/561,941 Art Unit: 2183

partitioned into blocks containing configuration data), and a program (col. 12, line 1, final executable code image), wherein said program is generated, given a control flow of the application program (col. 2, lines 18-20, col. 10, lines 51-53; software development tools; col. 11, lines 1-3; system design language profiler; note that col. 11, lines 1-3 discloses of analyzing critical paths; control flows are necessary in order to determine critical paths), completion data (col. 10, line 52, a set of constraints, further described in col. 11, lines 4-18; constraints may be thought of as completion data as constraints are data that dictate how the partitioning is ultimately completed), structural information of the electronic computer (col. 11, lines 11-14, resource library contains details about each available hardware resource) and a plurality of command sets of the electronic computer as inputs (col. 10, lines 49-53 describe Figure 6 as the process of compiling a high-level design specification or algorithm and executing it on a reconfigurable hardware architecture. In other words, the high-level design specification or algorithm is converted into either typical general-purpose machine instructions or instructions which perform the run-time swapping of programmable logic device configuration data as in col. 7, lines 1-4. For this conversion to occur, it is inherent that those general-purpose machine instructions or instructions which perform the run-time swapping of programmable logic device configuration data must be known of by the compilers and linker of Figure 7. Therefore, they are essentially input into the compiler and linker), by executing a control flow analysis procedure for generating a command sequence executed after each process (col. 11, lines 57-63, compiling software functions into threads using a HLL compiler and hardware functions into configuration patterns using a

10/561,941 Art Unit: 2183

HDL compiler), executing a command sequence implementation procedure for translating said command sequence into a data string (col. 12, lines 1-6, linker and col. 11, lines 57-63, compiling hardware functions into configuration patterns using a HDL compiler), and executing a program data generation procedure for generating program data (col. 12, lines 1-6, linker and col. 11, lines 57-63, compiling hardware functions into configuration patterns using a HDL compiler).

The teaching of Smith allows for optimized execution times and parallelism for a computer handling a given application, as well as increased flexibility (Smith, col. 1, lines 44-48 and lines 56-60).

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the teaching of Smith with the invention of Fallside in order to enable optimized execution times and parallelism for a computer handling a given application, as well as increased flexibility. It would have been readily recognized to one of ordinary skill in the art at the time of the invention that the teaching of Smith would be able to be applied to the environment of Fallside as Smith describes partitioning a program into configuration data, and Fallside discloses of an overall hardware environment in which a control device reconfigures a configurable logic device.

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to combine the teaching of Smith with the invention of Fallside in order to enable optimized execution times and parallelism for a computer handling a given application as well as increased flexibility.

10/561,941 Art Unit: 2183

35. Consider claims 14 and 20, Fallside discloses issuing an instruction to execute a command (col. 4, lines 27-29, initiate reconfiguration) when a processing device including reconfigurable hardware that can create a logic circuit with a program (Figure 1, FPGA 104; col. 2, lines 16-18, load a second configuration bitstream from the storage element into the FPGA) detects a predetermined condition (col. 4, lines 27-29; initiate reconfiguration in response to predetermined conditions); and executing switching programs that logically create reconfigurable hardware (col. 7, lines 9-10, the CFG_TRIGGER signal indicates to the PLD that reconfiguration can commence) by a control device that has received the command execution instruction from the processing device (Figure 1, configuration control circuit 106).

However, although Fallside discloses of multiple logic circuits (Fallside, Figure 5), Fallside does not explicitly disclose of a device for dividing an application program into a plurality of processing units, and a program, wherein said program is generated, given a control flow of the application program, completion data, structural information of the electronic computer and a plurality of command sets of the electronic computer as inputs, by executing a control flow analysis procedure for generating a command sequence executed after each process, executing a command sequence implementation procedure for translating said command sequence into a data string, and executing a program data generation procedure for generating program data. This is because Fallside's invention is directed toward *how* the FPGAs are configured but not *what* they are configured with.

10/561,941 Art Unit: 2183

On the other hand, Smith does disclose of a device for dividing an application program into a plurality of processing units, (col. 2, lines 1-8, when an application is compiled, the functions of the application that are implemented in hardware are partitioned into blocks containing configuration data), and a program (col. 12, line 1, final executable code image), wherein said program is generated, given a control flow of the application program (col. 2, lines 18-20, col. 10, lines 51-53; software development tools; col. 11, lines 1-3; system design language profiler; note that col. 11, lines 1-3 discloses of analyzing critical paths; control flows are necessary in order to determine critical paths), completion data (col. 10, line 52, a set of constraints, further described in col. 11, lines 4-18; constraints may be thought of as completion data as constraints are data that dictate how the partitioning is ultimately completed), structural information of the electronic computer (col. 11, lines 11-14, resource library contains details about each available hardware resource) and a plurality of command sets of the electronic computer as inputs (col. 10, lines 49-53 describe Figure 6 as the process of compiling a high-level design specification or algorithm and executing it on a reconfigurable hardware architecture. In other words, the high-level design specification or algorithm is converted into either typical general-purpose machine instructions or instructions which perform the run-time swapping of programmable logic device configuration data as in col. 7, lines 1-4. For this conversion to occur, it is inherent that those general-purpose machine instructions or instructions which perform the run-time swapping of programmable logic device configuration data must be known of by the compilers and linker of Figure 7. Therefore, they are essentially input into the compiler and linker), by

10/561,941 Art Unit: 2183

executing a control flow analysis procedure for generating a command sequence executed after each process (col. 11, lines 57-63, compiling software functions into threads using a HLL compiler and hardware functions into configuration patterns using a HDL compiler), executing a command sequence implementation procedure for translating said command sequence into a data string (col. 12, lines 1-6, linker and col. 11, lines 57-63, compiling hardware functions into configuration patterns using a HDL compiler), and executing a program data generation procedure for generating program data (col. 12, lines 1-6, linker and col. 11, lines 57-63, compiling hardware functions into configuration patterns using a HDL compiler).

The teaching of Smith allows for optimized execution times and parallelism for a computer handling a given application, as well as increased flexibility (Smith, col. 1, lines 44-48 and lines 56-60).

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the teaching of Smith with the invention of Fallside in order to enable optimized execution times and parallelism for a computer handling a given application, as well as increased flexibility. It would have been readily recognized to one of ordinary skill in the art at the time of the invention that the teaching of Smith would be able to be applied to the environment of Fallside as Smith describes partitioning a program into configuration data, and Fallside discloses of an overall hardware environment in which a control device reconfigures a configurable logic device.

10/561,941 Art Unit: 2183

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to combine the teaching of Smith with the invention of Fallside in order to enable optimized execution times and parallelism for a computer handling a given application as well as increased flexibility.

- 36. Claims 6-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fallside, Smith, and Hanrahan as applied to claim 1 above, and further in view of Birns et al. (Birns) (US PAT 5887189).
- 37. **Consider claim 6**, although Fallside discloses reading commands, interpreting, and executing it (col. 9, lines 12-20; the FPGA provides the desired configuration instruction *signals* to configuration control circuit and then triggers the reconfiguration, with the signals being CFG_MODE in col. 7, lines 3-5; also note that he also discloses that the configuration control circuit could be implemented as a microcontroller, col. 4, lines 56-57); Fallside nevertheless does not disclose a command code memory holding commands that said control device executes, wherein said control device comprises a command code reference device reading commands from the command code memory according to an address specified by said processing device, interpreting, and executing it.

On the other hand, Birns does disclose a command code memory holding commands (Fig. 1, instruction memory 18) that said control device executes (col. 9, lines 49-51) wherein said control device comprises a command code reference device

10/561,941 Art Unit: 2183

reading commands from the command code memory (col. 3, lines 27-31; decode unit) according to an address specified by said processing device (col. 9, lines 55-57), interpreting, and executing it (col. 9, lines 49-51).

It would have been readily recognized to one of ordinary skill in the art at the time of the invention that a control device such as a microsequencer that has instructions stored in memory that can be initiated when given an address is more configurable and cost effective than a control device which executes commands based on predefined signals and not addresses, as to compensate, each of the external devices issuing said signals would need to have additional hardware to implement a series of instructions.

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the teaching of Birns with the invention of Fallside, Smith, and Hanrahan in order to increase configurability. It would have been readily recognized to one of ordinary skill in the art at the time of the invention that the teaching of Birns would be able to be applied to the invention of Fallside, as Fallside discloses the potential use of a microsequencer as a control device as noted above (col. 4, lines 56-57).

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to combine the teachings of Birns with the invention of Fallside, Smith, and Hanrahan in order to allow greater configurability.

38. **Consider claim 7**, the claim is rejected for same reasons as claim 6 above. Furthermore, Fallside and Birns discloses that said command code reference device

10/561.941

Art Unit: 2183

comprises an address counter holding the address of said command code memory (Birns, col. 9, line 56, program counter), and in the exchange of commands between said processing device and said control device (Fallside, col. 6, lines 18-19), a first address control line indicating that an address signal line outputted by said processing device is effective (Fallside, col. 6, line 17, output-enable signals; col. 7, lines 5-7; with the Mode Enable analogous to the Address enable), and a second address counter control line instructing whether the value of the address signal line is stored in the address counter as it is (Birns, col. 9, lines 66-67 and col. 10, line 1; absolute addresses) or the result of adding the value of the address signal line to the value of the address counter is stored in the address counter when the first control line is effective (Birns, col. 9, lines 55-57; relative branches and displacement).

- 39. Claims 8-9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fallside, Smith, Hanrahan, and Birns as applied to claim 7 above, and further in view of Stewart et al. (Stewart) (US PAT 5473763).
- 40. Consider claim 8. Birns discloses said commands are stored in said command code memory in a format comprising a command code that classifies the commands (col. 3, lines 29-32; because the instructions are decoded, it is inherent that they are represented as some form of opcode), an address counter control code (col. 9, lines 66-67 and 55-57), and said address counter control code includes a load adr command setting the value of the address counter (col. 9, lines 66-67) and a add adr command adding a specified value to the address counter (col. 9, lines 55-57).

10/561,941 Art Unit: 2183

However, Fallside, Smith, Hanrahan, and Birns do not explicitly disclose a flag that indicates whether or not the following command is executed.

On the other hand, Stewart does disclose a flag that indicates whether or not the following command is executed.

The use of a flag that indicates whether a following command is executed is a common way of putting a processor or microcontroller into idle mode (col. 7, lines 22-25) that doesn't require the use of repeated nop instructions, which typically lowers power consumption.

It would have been obvious to one of ordinary skill in the art at the time of the invention to combine the teaching of Stewart with the invention of Fallside, Smith, Hanrahan, and Birns in order to save power. It would have been readily recognized to one of ordinary skill in the art at the time of the invention that the disclosed stop bit of Stewart fits into the environment of Fallside, Smith, Hanrahan, and Birns as the invention of Stewart deals with running certain program sequences at a starting address (col. 3, lines 26-32) upon the activation of an external interrupt trigger (col. 3, lines 38-40), which is analogous to Fallside, Smith, Hanrahan, and Birns running certain program sequences upon the receipt of an address and enabling signal from an external reconfigurable logic.

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to combine the teaching of Stewart with the invention of Fallside, Smith, Hanrahan, and Birns in order to save power.

10/561,941 Art Unit: 2183

- 41. **Consider claim 9**, Birns discloses said address counter control code includes a push_adr command that hides the address counter in an address counter stack provided in said control device and that sets a new value to the address counter, and a pop_adr command that returns the value of the address counter stack to the address counter (both of these commands are inherent in col. 10, lines 2-3, return address stack).
- 42. Claims 10 and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fallside, Smith, and Hanrahan as applied to claim 1 above, and further in view of Sachs et al. (Sachs) (US PAT 4860192).
- 43. **Consider claim 10**, Fallside, Smith, and Hanrahan do not disclose a cache device including a cache memory that temporarily holds data to be transferred to said processing device and a cache controller that controls the cache memory wherein the cache controller is controlled by a command issued by said processing device.

On the other hand, Sachs does disclose a cache device including a cache memory (col. 1, line 18, cache memory) that temporarily holds data to be transferred to said processing device (col. 1, lines 37-41, cache memory) and a cache controller that controls the cache memory wherein the cache controller is controlled by a command issued by said processing device (col. 1, line 18, cache controller).

It would have been readily recognized to one of ordinary skill in the art at the time of the invention that implementing a cache in general allows for faster memory accesses, leading to accelerated data transfer and reduced execution time.

10/561,941 Art Unit: 2183

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to combine the teaching of Sachs with the invention of Fallside, Smith, and Hanrahan in order to reduce total execution and configuration time.

- 44. **Consider claim 11**, the claim is rejected for same reasons as claim 10 above. Furthermore, Sachs discloses said cache device comprises an address translation device that translates an address defined externally to said processing device into an address defined inside of the processing device, and the address translation device is controlled by a command issued by said processing device (col. 1, lines 19, 32-40; the externally defined address is the main memory, the internally defined address is the cache).
- 45. Claim 13 is rejected under 35 U.S.C. 103(a) as being unpatentable over Fallside and Smith as applied to claim 12 above, and further in view of Abramovici (US 6034538).
- 46. **Consider claim 13**, Fallside and Smith do not disclose a semiconductor integrated circuit implementing the electronic computer as defined in claim 1.

On the other hand, Abramovici does disclose a semiconductor integrated circuit implementing the electronic computer as defined in claim 1 (col. 4, lines 39-40)

It would have been readily recognized to one of ordinary skill in the art at the time of the invention that Implementing an electronic computer on a semiconductor

10/561,941 Art Unit: 2183

integrated circuit is an optimal method of doing so for both space and performance considerations.

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to combine the teaching of Abramovici with the invention of Fallside and Smith because of space and performance considerations.

Response to Arguments

47. Applicant argues on page 13 that Smith does not disclose the newly added limitations of claim 18. However, as explained in the rejection above, Smith does teach these limitations when reading the limitations broadly. Indeed, no elaboration of the limitations seems to be present in the specification. Moreover, Hanrahan has been brought in to explicitly teach the multiple memories and preloading. Applicant further argues on page 13 that examiner misunderstand the meaning of "command sequence implementation procedure." Although this limitation can be read broadly, the arts of Fallside and Smith nevertheless teach what applicant is reading the limitation as. Fallside discloses the low level instructions for properly loading a configuration and the handshaking to ensure validity, and Smith's disclosure of partitioning a program into chunks to be mapped onto reconfigurable logic must inherently satisfy the general requirements that the configuration data is loaded in a valid manner at an appropriate time.

10/561,941 Art Unit: 2183

- 48. Applicant further argues on the bottom of page 15 that FPGA_PROG and FPGA_INIT are different in operation than cancel_prg and halt. However, FPGA_PROG and FPGA_INIT do carry out the specific limitations of cancel_prg and halt as explained above. Although the latter limitations may actually perform different operations in practice or the specification than that of the former limitations, the operations as claimed are nevertheless still read on by Fallside. The same as true regarding CFG_MODE, especially given the combination with Smith. Regarding claim 6, the applicant does not argue the use of the Birns reference.
- 49. For the purposes of furthering prosecution, examiner has cited as pertinent art various references which more specifically read on the cancel_prg limitation and the halt limitation. Fujimaki teaches of cancelling an instruction prefetch for instructions on one path of a branch if the branch is resolved to take the other path, and would be applicable to the combination of Fallside with Smith as the combination of Fallside with Smith is directed toward implementing a program control flow onto reconfigurable hardware. Wong discloses of a large amount of FPGA configuration operations which includes the halt operation; it would have been readily recognized to one of ordinary skill in the art at the time of the invention that these operations would be able to be applied by the control logic to the FPGA of Fallside

10/561,941 Art Unit: 2183

Conclusion

- 50. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
 - f. Fujimaki (JP362203236A, Abstract) discloses of cancelling an instruction prefetch for instructions on one path of a branch if the branch is resolved to take the other path. This art is particularly relevant as explained in the response to arguments.
 - g. Ong (US 5426378) discloses of a PLD which stores more than one configuration and means for switching configurations.
 - h. Tan (US 5760602) also discloses of multiplexing a plurality of configuration settings on a programmable switch element in a FPGA.
 - i. Mirsky et al. (US 5915123) discloses of controlling configuration memory contexts.
 - j. Trimberger (US 6023564) discloses of controlling configuration memory contexts.
 - k. Greenbaum et al. (US 6077315) discloses of a compiling system for partially reconfigurable computing.
 - I. Wong (US 20030212940) discloses of an interface architecture for embedded field programmable gate array cores and is particular relevant; see the response to arguments above.

10/561,941 Art Unit: 2183

- m. Dick et al. (CORDS: Hardware-Software Co-Synthesis of Reconfigurable Real-Time Distributed Embedded Systems) discloses of dynamic reconfiguration and task graphs and is particularly relevant to the overall inventive concept.
- n. Harkin et al. (Partitioning methodology for dynamically reconfigurable embedded systems) discloses of hardware software partitioning and is particularly relevant to the overall inventive concept.
- o. Shang et al. (Hardware-Software Co-Synthesis of Low Power Real-Time Distributed Embedded Systems with Dynamically Reconfigurable FPGAs) discloses of hardware software partitioning and is particularly relevant to the overall inventive concept.
- p. Zhang et al. (A review of high-level synthesis for dynamically reconfigurable FPGAs) discloses of dynamic reconfiguration of Figure 2 which is conceptually identical to Fallside as modified by Smith.
- Any inquiry concerning this communication or earlier communications from the examiner should be directed to Keith Vicary whose telephone number is (571) 270-1314. The examiner can normally be reached on Monday Thursday, 6:45 a.m. 6:15 p.m., EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on 571-272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

10/561,941 Art Unit: 2183

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

kν

EDDIE CHAN
USORY PATENT EXAMINER
OGY CENTER 2100